

Sample &

Buv





SLCS141E - MAY 2003-REVISED JULY 2014

Support &

Community

20

LM2903-Q1 Dual Differential Comparators

Technical

Documents

1 Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified with the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H1C
 - Device CDM ESD Classification Level C4B
- ESD Protection Exceeds 1000 V Per MIL-STD-883, Method 3015; Exceeds 100 V Using Machine Model (C = 200 pF, R = 0 Ω)
- Single Supply or Dual Supplies
- Low Supply-Current Drain Independent of Supply Voltage 0.4 mA Typ Per Comparator
- Low Input Bias Current 25 nA Typ
- Low Input Offset Current 5 nA Typ
- Low Input Offset Voltage 2 mV Typ
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

2 Applications

Tools &

Software

- Automotive
 - _ **HEV/EV & Power Train**
 - Infotainment & Cluster
 - **Body Control Module** _
- Industrial
- Power supervision
- Oscillator
- Peak Detector
- Logic Voltage Translation

3 Description


This device consists of two independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies is possible, as long as the difference between the two supplies is 2 V to 36 V, and VCC is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-------------------|
| | VSSOP(8) | 3.00 mm x 3.00 mm |
| LM2903-Q1 | SOIC (8) | 4.90 mm × 3.91 mm |
| | TSSOP (8) | 3.00 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic 4





. .

2

Table of Contents

12.2

12.3

| 1 | Feat | tures 1 |
|---|------|------------------------------------|
| 2 | Арр | lications 1 |
| 3 | Des | cription 1 |
| 4 | Sim | plified Schematic1 |
| 5 | Rev | ision History 2 |
| 6 | Pin | Configuration and Functions 3 |
| 7 | Spe | cifications 3 |
| | 7.1 | Absolute Maximum Ratings 3 |
| | 7.2 | Handling Ratings 3 |
| | 7.3 | Recommended Operating Conditions 4 |
| | 7.4 | Thermal Information 4 |
| | 7.5 | Electrical Characteristics 4 |
| | 7.6 | Switching Characteristics 5 |
| | 7.7 | Typical Characteristics 5 |
| 8 | Deta | ailed Description 6 |
| | 8.1 | Overview 6 |
| | | |

5 Revision History

Changes from Revision D (April 2008) to Revision E

| • | Added AEC-Q100 info to Features. | . 1 |
|---|--|-----|
| • | Added Applications. | . 1 |
| • | Added Device Information table. | . 1 |
| • | Added Pin Functions table. | . 3 |
| • | Added Handling Ratings table. | . 3 |
| • | Added T _J and ESD ratings to Abs Max table. | . 3 |
| • | Updated Recommended Operating Conditions table. | . 4 |
| • | Added Thermal Information table. | . 4 |
| • | Updated Electrical Characteristics table. | . 4 |

 8.2
 Functional Block Diagram
 6

 8.3
 Feature Description
 6

 8.4
 Device Functional Modes
 6

 9
 Application and Implementation
 7

 9.1
 Application Information
 7

 9.2
 Typical Application
 7

 10
 Power Supply Recommendations
 9

 11.1
 Layout
 9

 11.2
 Layout Guidelines
 9

 11.2
 Layout Example
 9

 12.1
 Trademarks
 9

13 Mechanical, Packaging, and Orderable


www.ti.com

Page



www.ti.com

6 Pin Configuration and Functions



Pin Functions

| PIN | | 1/0 | DESCRIPTION | | | | |
|-----------------|-----|--------|-----------------------------------|--|--|--|--|
| NAME | NO. | I/O | DESCRIPTION | | | | |
| 10UT | 1 | Output | Comparator 1's output pin | | | | |
| 1IN- | 2 | Input | Comparator 1's negative input pin | | | | |
| 1IN+ | 3 | Input | Comparator 1's positive input pin | | | | |
| GND | 4 | Input | Ground | | | | |
| 2IN+ | 5 | Input | Comparator 2's positive input pin | | | | |
| 2IN- | 6 | Input | Comparator 2's negative input pin | | | | |
| 2OUT | 7 | Output | Comparator 2's output pin | | | | |
| V _{CC} | 8 | Input | Supply Pin | | | | |

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|-----------------|--|---|-------|-----------|------|
| V_{CC} | Supply voltage ⁽²⁾ | | | 36 | V |
| V _{ID} | Differential input voltage ⁽³⁾ | Differential input voltage ⁽³⁾ | | | |
| VI | Input voltage range (either input) | Input voltage range (either input) | | | |
| Vo | Output voltage | | 36 | V | |
| I _O | Output current | | | 20 | mA |
| | Duration of output short-circuit to ground | | U | Inlimited | |
| | | D package | | 97 | °C/W |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | PW package | | 149 | °C/W |
| | | | 199.4 | °C/W | |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to GND.

(3) Differential voltages are at IN+ with respect to IN-.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

7.2 Handling Ratings

| | | | | MIN | MAX | UNIT |
|--------------------|---------------------------|---|----------|-----|------|------|
| T _{stg} | Storage temperature range | -65 | 150 | °C | | |
| | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ | | 0 | 1000 | |
| V _(ESD) | | Charged device model (CDM), per AEC Q100-011 | All pins | 0 | 750 | V |

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

SLCS141E-MAY 2003-REVISED JULY 2014

www.ti.com

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|---------------------------------|----------------------|-----|---------|------|
| V _{CC} (non-V devices) | 2 | 30 | V | |
| V _{CC} (V devices) | 2 | 32 | V | |
| TJ | Junction Temperature | -40 | 125 | °C |

7.4 Thermal Information

| | | LM2903-Q1 | |
|---------------------|--|-----------|------|
| | THERMAL METRIC ⁽¹⁾ | DGK | UNIT |
| | | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 199.4 | |
| R _{0JCtop} | Junction-to-case (top) thermal resistance | 120.8 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 90.2 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 21.5 | |
| ψ_{JB} | Junction-to-board characterization parameter | 119.1 | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

at specified free-air temperature, $V_{CC} = 5 V$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | T _A ⁽¹⁾ | MIN | TYP | MAX | UNIT | | |
|------------------------------------|---|--|-------------------------------|---------------------------|-----|------|------|------------|--|
| | | | Non A devices | 25°C | | 2 | 7 | | |
| | Innut offert veltere | $V_{O} = 1.4 V,$ | Non-A devices | Full range | | | 15 | mV | |
| V _{IO} | Input offset voltage | $V_{IC} = V_{IC(min)},$ $V_{CC} = 5 V \text{ to MAX}^{(2)}$ | A-suffix devices | 25°C | | 1 | 2 | mv | |
| | | | A-sum devices | Full range | | | 4 | | |
| | Innut offert ourrent | V 4 4 V | | 25°C | | 5 | 50 | nA | |
| I _{IO} | Input offset current | $v_0 = 1.4 v$ | $V_{O} = 1.4 V$ | | | | 200 | nA | |
| | Innut high surrent | V 4 4 V | | 25°C | | -25 | -250 | | |
| I _{IB} Input bias current | | $V_0 = 1.4 V$ | Full range | | | -500 | nA | | |
| | Common-mode input | | 25°C | 0 to V _{CC} -1.5 | | | v | | |
| V _{ICR} | voltage range ⁽³⁾ | | Full range | 0 to V _{CC} -2 | | | | | |
| A _{VD} | Large-signal differential-voltage amplification | $\label{eq:V_CC} \begin{array}{l} V_{CC} = 15 \ V, \\ V_{O} = 1.4 \ V \ \text{to} \ 11.4 \ V, \\ R_{L} \geq 15 \ k\Omega \ \text{to} \ V_{CC} \end{array}$ | | 25°C | 25 | 100 | | V/mV | |
| | High-level output | V _{OH} = 5 V | | 25°C | | 0.1 | 50 | nA | |
| I _{OH} | current | $V_{OH} = V_{CC} MAX^{(2)}$ | V _{ID} = 1 V | Full range | | | 1 | μA | |
| | Low-level output | 1 4 | | 25°C | | 150 | 400 | | |
| V _{OL} | voltage | $I_{OL} = 4 \text{ mA},$ $V_{ID} = -1 \text{ V}$ | | Full range | | | 700 | mV | |
| I _{OL} | Low-level output current | V _{OL} = 1.5 V, | $V_{ID} = -1 V$ | 25°C | 6 | | | mA | |
| | Supply ourrent | P _ m | $V_{CC} = 5 V$ | 25°C | | 0.8 | 1 | m A | |
| I _{CC} | Supply current | R _L = ∞ | $V_{CC} = MAX^{(2)}$ | Full range | | | 2.5 | mA | |

 Full range (MIN or MAX) for LM2903Q is -40°C to 125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

(2) V_{CC} MAX = 30 V for non-V devices and 32 V for V-suffix devices.

(3) The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is VCC+ - 1.5 V for the inverting input (-), and the non-inverting input (+) can exceed the VCC level; the comparator provides a proper output state. Either or both inputs can go to 30 V (32V for V-suffix devices) without damage.



www.ti.com


Switching Characteristics 7.6

| $V_{CC} = 5 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C}$ | | | | | | | | | |
|--|---|---------------------------------------|------|----|--|--|--|--|--|
| PARAMETER | TEST CO | TYP | UNIT | | | | | | |
| Deenenaa tima | R_L connected to 5 V through 5.1 k Ω , | 100-mV input step with 5-mV overdrive | 1.3 | | | | | | |
| Response time | $C_{L} = 15 \text{ pF}^{(1)(2)}$ | TTL-level input step | 0.3 | μs | | | | | |

(1)

 C_L includes probe and jig capacitance. The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V. (2)

7.7 **Typical Characteristics**



8 Detailed Description

8.1 Overview

The LM2903 is a dual comparator with the ability to operate up to 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's very wide supply voltages range (2 V to 36 V), low Iq and fast response.

This device is Q100 qualified and can operate over a wide temperature range (-40°C to 125°C).

The open-drain output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.

8.2 Functional Block Diagram




Figure 4. Schematic (Each Comparator)

8.3 Feature Description

LM2903 consists of a PNP darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common mode voltage capability, allowing LM2903 to accurately function from ground to V_{CC} -1.5V differential input. This is enables much head room for modern day supplies of 3.3 V & 5.0 V.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN will sink current when the positive input voltage is higher than the negative input voltage and the offset voltage. The VOL is resistive and will scale with the output current. Please see Figure 2 in the *Typical Characteristics* section for V_{OL} values with respect to the output current.

8.4 Device Functional Modes

8.4.1 Voltage Comparison

The LM2903-Q1 operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pull-up) based on the input differential polarity.



www.ti.com

9 Application and Implementation

9.1 Application Information

LM2903Q1 will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LM2903Q1 optimal for level shifting to a higher or lower voltage.

9.2 Typical Application




Figure 5. Single-ended and Differential Comparator Configurations

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|---------------------------------------|-------------------|
| Input Voltage Range | 0 V to Vsup-1.5 V |
| Supply Voltage | 2 V to 36 V |
| Logic Supply Voltage | 2 V to 36 V |
| Output Current (R _{PULLUP}) | 1 µA to 20 mA |
| Input Overdrive Voltage | 100 mV |
| Reference Voltage | 2.5 V |
| Load Capacitance (CL) | 15 pF |

9.2.2 Detailed Design Procedure

When using LM2903-Q1 in a general comparator application, determine the following:

- Input Voltage Range
- Minimum Overdrive Voltage
- Output & Drive Current
- Response Time

9.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken in to account. If temperature operation is above or below 25°C the V_{ICR} can range from 0 V to V_{CC} -2.0V. This limits the input voltage range to as high as V_{CC} -2.0V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Below is a list of input voltage situation and their outcomes:

- 1. When both IN- & IN+ are both within the common mode range:
 - (a) If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - (b) If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting

LM2903-Q1 SLCS141E – MAY 2003 – REVISED JULY 2014

- 2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

9.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). In order to make an accurate comparison the Overdrive Voltage (V_{OD}) should be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 6 & Figure 7 show positive and negative response times with respect to overdrive voltage.

9.2.2.3 Output & Drive Current

Output current is determined by the load/pull-up resistance and logic/pull-up voltage. The output current will produce a output low voltage (V_{OL}) from the comparator. In which V_{OL} is proportional to the output current. Use Figure 3 to determine V_{OL} based on the output current.

The output current can also effect the transient response. More will be explained in the next section.


9.2.2.4 Response Time

The transient response can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).

- The positive response time (τ_p) is approximately $\tau_P \sim R_{PULLUP} \times C_L$
- The negative response time (τ_N) is approximately $\tau_N \sim R_{CE} \times C_L$
 - R_{CE} can be determine by taking the slope of Figure 3 in it's linear region at the desired temperature, or by dividing the V_{OL} by I_{out}

9.2.3 Application Curves

The following curves were generated with 5 V on V_{CC} & V_{Logic}, $R_{PULLUP} = 5.1 \text{ k}\Omega$, and 50 pF scope probe.





www.ti.com

10 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, it is recommended to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can eat into the comparator's input common mode range and create an inaccurate comparison.

11 Layout

11.1 Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high level input common mode voltage range. In order to achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

11.2 Layout Example




Figure 8. LM2903Q1 Layout Example

12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



18-Jul-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| LM2903AVQDRG4Q1 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903AVQ | Samples |
| LM2903AVQDRQ1 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903AVQ | Samples |
| LM2903AVQPWRG4Q1 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903AVQ | Samples |
| LM2903AVQPWRQ1 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903AVQ | Samples |
| LM2903QDGKRQ1 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | KACQ | Samples |
| LM2903QDRG4Q1 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903Q1 | Samples |
| LM2903QDRQ1 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903Q1 | Samples |
| LM2903QPWRG4Q1 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903Q1 | Samples |
| LM2903QPWRQ1 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903Q1 | Samples |
| LM2903VQDRG4Q1 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903VQ1 | Samples |
| LM2903VQDRQ1 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903VQ1 | Samples |
| LM2903VQPWRG4Q1 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903VQ | Samples |
| LM2903VQPWRQ1 | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 2903VQ | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



18-Jul-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM2903-Q1 :

Catalog: LM2903

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LM2903AVQDRQ1 | SOIC | D | 8 | 2500 | 330.0 | 12.5 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LM2903AVQPWRG4Q1 | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LM2903AVQPWRQ1 | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LM2903QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| LM2903QPWRG4Q1 | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LM2903QPWRQ1 | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LM2903VQPWRG4Q1 | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LM2903VQPWRQ1 | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Oct-2016



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| LM2903AVQDRQ1 | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| LM2903AVQPWRG4Q1 | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |
| LM2903AVQPWRQ1 | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |
| LM2903QDGKRQ1 | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| LM2903QPWRG4Q1 | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |
| LM2903QPWRQ1 | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |
| LM2903VQPWRG4Q1 | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |
| LM2903VQPWRQ1 | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | | | | |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|--|--|--|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive | | | |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications | | | |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers | | | |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps | | | |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy | | | |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial | | | |
| Interface | interface.ti.com | Medical | www.ti.com/medical | | | |
| Logic | logic.ti.com | Security | www.ti.com/security | | | |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense | | | |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video | | | |
| RFID | www.ti-rfid.com | | | | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com | | | |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | | | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated